Please use this identifier to cite or link to this item:
http://hdl.handle.net/20.500.11889/4367
Title: | Energy efficient swing signal generation circuits for clock distribution networks | Authors: | Mohammad, Khader Liu, Bao Agaian, Sos |
Keywords: | Electric power system stability;Electric power systems - Control;Timing circuits - Design and construction;Integrated circuits - Very large scale integration - Design and construction | Issue Date: | 2009 | Abstract: | We propose Reduced Voltage Swing (RVS) signaling (by elevating the logic 0 voltage) as opposed to Low Voltage Swing (LVS) signaling (which reduces the logic 1 voltage). We propose an inverter which generates RVS signals, and an extension with programmable logic for adjusted logic 0 voltage. The proposed RVS scheme achieves reduced active power consumption, minimum performance degradation and minimum area overhead (without extra power supply network and a minimum number of extra transistors). Application of multi-threshold voltage design further alleviates compromises on noise margin and leakage. Experimental results based on SPICE simulation show that RVS clocking achieves an average of 37% active power consumption reduction, 8% performance degradation | URI: | http://hdl.handle.net/20.500.11889/4367 |
Appears in Collections: | Fulltext Publications |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
dd6a3804cb42490dbf8cb29ec615a72423b0.pdf | 805.84 kB | Adobe PDF | View/Open |
Page view(s)
104
Last Week
0
0
Last month
2
2
checked on Apr 14, 2024
Download(s)
66
checked on Apr 14, 2024
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.