Please use this identifier to cite or link to this item:
Title: Optimized large-capacity content addressable memory (CAM) for mobile devices
Authors: Mohammad, Khader 
Tumar, Iyad 
Keywords: Content Addressable Memory;Electronic data processing;CAM design;Low Power Memory;Mobile device CAM
Issue Date: 2015
Publisher: Proceedings of SPIE - The International Society for Optical Engineering
Abstract: A content addressable memory system includes CAM cells, each having a compare circuit and a memory bit cell that stores complementary bits. The main CAM design challenge is to reduce power consumption associated with large amount of parallel switching circuitry, without sacrificing speed or density. In this paper, we present a new technique to eliminate crowbar current during bit-cell write operation (saving 0.0114mA per cell in 22nm process), reduce average current consumption during cam operation and eliminate the need for routing the complementary data to every cam cell, saving routing track in smaller node technology where wire cap is dominant.
DOI: 10.1117/12.2084505
Appears in Collections:Fulltext Publications

Files in This Item:
File Description SizeFormat
Optimized large-capacity content addressable memory (CAM) for mobile devices.pdf543.22 kBAdobe PDFView/Open
Show full item record

Page view(s)

checked on Jun 27, 2024


checked on Jun 27, 2024

Google ScholarTM



Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.